Design Of High Frequency Digital Phase Locked Loops
Daniels, Brian and Farrell, Ronan (2006) Design Of High Frequency Digital Phase Locked Loops. .
This paper considers the stability of high order Charge Pump Phase Lock Loop (CP-PLL), proposing a novel means of identifying stable regions for such systems. Traditional design techniques are inefficient for high frequency, high order CPPLL systems. This paper proposes an accurate and efficient means of identifying stable regions for 2nd and 3rd order high frequency (> 1GHz) CP-PLL. Using exact non-linear CP-PLL responses it is shown that the proposed stability technique is a significant improvement over existing linear methods.
Repository Staff Only: item control page